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SUMMARY 
The performance of field effect transistors (FET's) is pre-
dicted and evaluated in direct-coupled differential amplifiers*, Two 
advantages of the FET are its low noise and high input impedance. For 
direct-coupled differential amplifiers the limiting factor to sensitivity 
is drift due to temperature.. It is shown theoretically that it is 
possible to predict a value of quiescent drain current, at which the 
change of drain "current with temperature is a minimum., This property 
is verified experimentally for a sample of 10 FET's. The equivalent 
input drift of a FET differential stage can be minimized, therefore, not 
only by matching the two FET 's but also by proper choice of the quiescent 
value of drain current. The equivalent input drift for a differential 
stage using the most closely matched pairs of the 10 FET's is evaluated., 
At low values of drain current where drain-source resistance is 
large it is shown theoretically that the FET differential stage is 




Differential amplifiers represent a special class of amplifiers 
whose function is to amplify only the difference between two signals 
regardless of each signal 's potential with respect to the amplifier 
ground. The development of such amplifiers was necessary for measure-
ments in the behavioral sciences, general measurements instrumentation, 
and now telemetry. 
For an example, which illustrates the need for differential 
amplification, consider Figure 1. In the transducer bridge, f(R) 
Figure 1. Transducer Bridge, 
is a resistance whose value depends upon some environmental parameter 
that one wishes to measure, e.g. pressure, light, heat, etc. The 
desired output voltage, V.R, is obviously floating with respect to 
the power supply ground. Thus, an amplifier with a floating input 
is required. It is also seen that the amplifier may have voltages 
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at points A and B to ground that are several orders of magnitude 
larger than the desired difference in potential between A and B. 
These voltages, known as common mode voltages, also have components 
due to such things as variations of the power supply output, ground 
loops due to long cables, and electromagnetic phenomena. Thus, the 
amplifier must amplify the weak voltage between the two input terminals 
but discriminate strongly against the large voltages common to both 
input terminals., 
«» 
Differential amplifiers are also used in electroencephalography. 
Amplification of the voltage between two electrodes attached to the 
scalp is desired, but spurious results are likely to be produced if 
single-ended amplification is attempted. This is due to interference 
introduced into the signal source, the most prominent of which are 60 
cycle signals due to the surroundings. The solution to this problem 
consists of using a high input impedance differential amplifier. The 
interference signal appears at both input terminals and is therefore 
not amplified. 
A classic example of such an amplifier is shown in Figure 2. 
This circuit has a floating input and output. Two types of input 
and output signals are defined, i.e. common mode and differential 
mode. The common mode (CM) signal is defined as the average of the 
voltages of the two terminals with respect to ground. The differen-
tial mode (DM) signal is defined as half the difference between the 
voltages. If both tubes have identical \i and r , then by use of 
the bisection theorem the following formulas may be derived. 
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1 
Figure 2. Vacuum Tube Differential Amplifier. 
V, + V., la lb 
-|i RT V + V, a b 
L + r + 2R(1 + \L) 2 
L p 
V, - V, -n RT v, - v. 
2 R. + r 2 L p 
Vla + Vlb 
It is seen from the above that the CM output z is only a 
V + V, 
a b 
function of the CM input r . A similar statement is true for 
the DM signals. Moreover, it is seen that the CM gain is less than 
the DM gain. In fact, as R —*°° the CM gain approaches zero. Thus, 
the previously discussed requirement for making the DM gain much 
greater than the CM gain can be achieved. A practical method of 
making dynamic R large is to use a constant current pentode instead 
of R. 
In practice, the active amplifying elements are not exactly 
4 
matched. Under this realistic condition, the following equations 
may be written for the above amplifier or for any differential 
amplifier. 
i^y.f^WV^ 
!iCV).r Ky\> K^ 
From these equations, it is seen that a CM input produces both a CM 
output and a DM output. Likewise, a DM input produces both a DM and 
a CM output. Therefore, it is not possible to predict whether the DM 
output was due to the desired DM input or to a CM input a/p times the 
DM value. Since the CM voltages are very often many orders of magnitude 
larger than the DM input voltages, the results of unbalances can be 
quite serious. Therefore, it is convenient to define several quality 
factors for a differential amplifier. These are as follows: 
H - I 
H is called the "rejection factor" and is the ratio of CM and DM 
signals at the input terminals which cause the same DM output 
(Vla " Vlb» 
H = 
V = - v. = k 
a b 
<Vla " V V = V, = k 
a b 
2 F = -
F is called the "discrimination factor" and^is the ratio of the total 
DM amplification to the total CM amplification 
'(Vla-Vlb>|v . _ v . k 
_ "a b 
or F = :(v ,. — • la lb
 V = VK = k a b 
Additional quality factors may be defined,, but the above two are 
normally regarded as the important ones., 
If the preceding circuit is solved under the conditions that 
y,. = \L ••+ 6jx and \i0 = \L - • &|i,' r ' = r + 6r and r 0 = r - 6r .x - r • ~r — P 2 - P •"!•» - p i * p • - * p — - * p 2 * p "* p» 
(2) 
etc, it is found that, if R approaches infinity, H and F 
assume the following values: 
_(H -l-^)|R- — 
FI = °° 
Thus as R approaches infinity, the discrimination factor approaches 
infinity but H approaches a finite value which is related to the 
amount of unbalance in the active devices5 parameters* In a typical 
case H usually approaches a value of several thousand which may be 
5 • fi 
entirely inadequate since the CM inputs may be 10 or 10 times the 
DM inputSo With no feedback between stages, it can be shown that 
the overall rejection factor of a multiple stage differential ampli-
fier is essentially that of the first stage0 
The effect of unbalances on the rejection factor of the differ-
ential stages in Figure 3 will now be calculated,. In Figure 3 the 
active elements are field effect transistors in one stage and pentodes 








Field Effect Transistor Differential Stage 
>R ? R 
VL < L 
— o V v v,,*— 
/""K\ la l b ^ 
L»— — — J 
V ""*"" ""* 1 
Pentode Differential Stage 
Figure 3o FET and Pentode Differential Stages 
(Biasing circuits not shown for simplicity) 
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This model is shown in Figure 4. The common mode rejection factor under 
Figure 4. Small Signal Low Frequency Model for Field Effect 
Transistor or Pentode,, 
the condition that r approaches infinity assumes the following 
form (3) 
H 





Therefore, if R approaches infinity, H will approach infinity and 
one finally has the desired results of both H and F approaching 
infinity. The above condition of r being very large can be met by 
a good quality pentode or by a field effect transistor at small values 
of drain current. A similar analysis of a regular transistor differ-
ential stage shows that H approaches infinity as R approaches a 
finite but very large value, 
It should be noted at this time that these results are valid 
only for small signal operation and values of the DM and CM inputs 
such that the devices remain in their linear regions. 
The frequency range of most physical phenomena, for which 
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differential amplification is required, lies from DC to about one 
thousand cps. When amplification of very low frequencies is 
required, additional difficulties arise. First, all active devices 
have parameters which are dependent on temperature and other environ-
mental factors. Second, at low frequencies of operation all active 
devices suffer from l/f noise effects which degrades the signal 
to noise ratio. There are two possible solutions to the above dif-
ficulties. One is to use low noise active devices in direct coupled 
differential amplifiers in such a manner that drift effects due to 
temperature are minimized. The other is to use suppressed carrier 
amplification techniques in which the low pass signal is converted 
into a band pass signal. A short discussion of the advantages and 
disadvantages of each approach is presented below: 
In direct coupled differential amplifiers one has the problem 
of not being able to determine whether a change in voltage at the 
output was due to the presence of the desired DM input signal or to a 
change in ambient temperature. It is convenient, therefore, to 
define a quality factor known as the equivalent input drift which has 
units of volts/°C and/or amp/°C. This quality factor indicates that 
value of DM input which would produce the same output voltage change 
as a one degree centigrade temperature change. A knowledge of the 
temperature range to which the amplifier will be subjected and the 
equivalent input drift enable one to decide the minimum value of DM 
input voltage which can be reliably measured. This change in the out-
put due to temperature has turned out to be the main limiting factor, 
rather than noise, on the sensitivity of direct coupled amplifiers. 
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Thus, when using low noise active devices of such a nature that F and 
H can approach infinity in the above amplifiers, the main design 
emphasis become that of reducing the equivalent input drift. The 
advantages of such a system over a suppressed carrier system is that 
it is a much simpler system employing significantly fewer components, 
both active and passive. Suppressed carrier systems also suffer from 
spikes and intermodulation distortion. 
In a suppressed carrier differential amplifier the inputs are 
converted from low pass to band pass signals. The actual amplifier is 
strictly an a-c amplifier which eliminates any drift problems due to 
temperature. The center frequency of operation can be picked such 
that noise figure is optimized. All the design problems are now con-
cerned with spurious signals produced by the modulator or chopper. 
There are error voltages associated with both the on and off states 
of the choppers. Since the suppressed carrier system consists of a 
modulator, ac differential amplifier, demodulator, and low pass 
filters, it will in general be more complex than an equivalent direct-
coupled system. Some of the separate subsystems, however, are easier 
to design since they are ac small signal circuits. 
With the present level of technology, the suppressed carrier 
amplifier is passing from the scene. By using well matched transis-
tors and the appropriate circuitry the equivalent input drift of 
direct-coupled differential amplifiers has been reduced to the level 
of the offset voltages associated with the best choppers. Since, such 
an amplifier is much simpler than an equivalent suppressed carrier 
system, most differential amplifiers presently being manufactured. 
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for general measurements are direct coupled. 
The field effect transistor (FET) has several characteristics 
which make it look attractive as both an amplifying element in direct-
coupled differential amplifiers and a modulator in suppressed carrier 
systems. It is the purpose of this investigation to predict ̂ and eval-
uate the performance of FET's only in the direct-coupled differential 
amplifier. 
The silicon function FET has a dynamic DC gate-source resistance 
9 of about 10 ohms. In fact, except for almost zero frequency signals, 
the limit to the input impedance is the capacitance at the input. The 
differential stage is ideal for simple intrastage feedback which can 
reduce the input capacitance significantly. Thus, very high input 
impedances can be achieved. The typical transistor differential 
amplifier has a differential input impedance ranging from about 500,000 
ohms to a maximum of 10 megohms. Thus, the FET, differential stage is 
inherently capable of a much higher DM input impedance than the 
transistor differential stage. 
The FET is a low noise device. It has been shown theoretically 
that at low frequencies the FET has a lower noise figure than tubes or 
regular transistors. This is primarily due to the fact that the FET 
is a majority carrier device. 
The dominant drift parameters for FET'S are of such a nature 
that at an operating, point, which can be predicted, their effects on 
the drain current tend to cancel. This will be shown in the follow-
ing chapter. Thus, the equivalent input drift can be reduced, not only 
by matching the two FET's but also by proper choice of the quiescent 
11 
operating point. 
As shown previously, the FET differential stage is also cap-
able of very high common mode rejection. The FET, therefore, has 




THE MINIMIZATION OF TEMPERATURE EFFECTS ON FET 'S 
The equations giving the behavior of FET's in the pinched off 
region (see Figure 5) have been developed in several classic papers. 
(4) 
The first expression which was derived by Shockley ' 
form 
has' the i 
XD ~ JDSS 1 -







This equation was derived assuming a step junction and holds for alloy 
junction" field effects. In FET's made by a diffusion process the 
longitudinal electric field exceeds 1000 v/cm and carrier mobility 
becomes proportional to the square root of the electric field. ShockleyVs 
equation assumes that the mobility remains constant. Dacey and Ross^ 
derived the following expression for this case. 
^'W 4 
'V, 1/2 





1 - J3§. 
V 
4^ 1/2 
Most junction FET's are now made by the diffusion process. 
Middlebrook and Richer, however, have shown that the behav-
ior of the FET for all junction shapes is more accurately and simply 
described by the following equations 
i =i C-^-i 
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0 -5 -10 -15 -20 
V^ - Drain-Source Voltage - v 
I D S S = I n a t some specified Vnc, in the pinched-off region when V~s = 0, 
g' = value of small signal low frequency y parameter 
at V G S = 0 and V n s some specified value in the pinched-off region. 
9 I D . • • . 
9f ~ ;Tu—' a"t a nY operating point 
t S d VGS 
I = 0 •when V_c = V o GS p 
Figure 5. Terminology and Typical Characteristics of a FET. 
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G S V / J (3) 
2 < N £ 2.25 Normally N = 2 
These equations hold quite well for manufactured diffusion process 
FET 's as illustrated in Figure 6. 
The effect of temperature upon the drain current can be shown 
by several different approaches. One is to write the drain current 
equation in terms of IDSc
 anc* 9r > both of which are temperature 
dependent. The change of these quantities with temperature is non-
linear. In the region from 0 to 50 degrees centigrade, however, it 
can be seen from Figure 7 and Figure 8 that the curves are fairly 
linear and may be approximated closely by the following equations: 
^ L . i . kT (4) 
DSS L r 
IT reference 
9fV 
tS = 1 - cr (5) 
9 ^ | T , 
IT reference 
where T = T - (T reference) in degrees centigrade. 
When equations (3), (4), and (5) are substituted in equation 
(1), and the derivative of equation (1) with respect to T is set 
equal to zero, the value of the gate-source voltage, which makes this 
derivative equal to zero, is found to be 
15 
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^SS = l'34 m a 
V =1.75 volts 
P 
Figure 6. Calculated ID Superimposed upon Experimental ID 
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TA - Free Air Temperature - °C 
Figure 7. Normalized Zero-Gate-Voltage Drain 



























































VDS = - 10v 
VGS = 0 
f = 1 kc 
+—I-
-75 -50 -25 0 25 50 75 100 125 
T. - Free-Air Temperature - °C 
Figure 8. Normalized Small-Signal Common-Source Forward 
Transfer Admittance vs Free-Air Temperature. 
17 
w f ••
k(1 - k x ) 
T reference 
VG3-g . , ciD S S | . ( i -^) -v2ki D S S g; s | T r r ^ y 
T reference T reference T reference 
Thus, the value of Vr~ which results in zero drift is temperature 
dependent and one cannot, therefore, obtain exactly zero drift, k and 
c, however, are both small and normally fairly close numerically. 
The above expression for Vr~ is fairly constant then over the range 
of temperature considered. 
In other words 
:DSS|T _
 k 
v w . IT ref. 
G S 9 f s L , ? hsS\r . -
 1 / 2 k IDSS\. . 9 f s L . 'T ref. |T ref. 'T ref. 'T ref. 
which simplifies to 
v̂ .c - o r h : v , (8) 'GS 2c - k p| 
ref. 
Since the operating point in a differential stage would be 
set by a current source common to both FET's source terminals, the 
preceding equation is substituted in equation (l) to find the value 
of quiescent In which gives minimum drift. The result is 
. ID-iDss4'(2rrf)2 < 9 ) 
The value of quiescent In or Vr« to give minimum drain 
current change with temperature can also be found by considering the 
temperature dependence of Inqc
 anc* V • As before the temperature 
dependence of Incc i-
s linearized over the region from 0°C to 50°C 
to be 
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^ss-W ' (1 -H) (10) 
IT ref. 
T = T - (T ref.) in degrees centigrade 
The temperature dependence of V is well established and is due to the 
temperature dependence of the contact potential. V as a function of 
temperature may be written 
V = V | + 2 x 1 0 ' T 
p P T ref 
IT ref. ( n ) 
T » T. - T ref. 
Setting the derivative of equation (11) with respect to T equal to zero 
yields 
ain ainCc /v rcc \ vrc av 
_ D = 0 = __DSS/_GSS \ .GS__& ( 1 2 ) 
3T 3T I V \J ZiDSS 2 6r v - ; 
p / p 
Solving for V rc in the above equation yields 'GS 
5 
k'V 
/ = & 
GS 4 + k'V 
P 
(13) 




P 'T ref. 




Equation (14) is substituted into equation (l) to find the quiescent 
value of I D giving minimum drift. This result is 
19 
! .j ( -± 
XD DSS \ 4 + k »V , 
P'T ref. 
k» = 103k 
(15) 
Two expressions giving quiescent I~ for minimum drift have 
been derived, namely equations 9 and 15. The relationship between the 
two expressions will be shown in the following manner. Assuming the 
dependence of Incc with temperature to be linear over the region of 
interest and using the temperature dependence of V , the change of g. 
with temperature is found from equation (2). 
2IDSS 






/ v I \ 
( XDSS 
9 H l ref 2 I ° S S | T re f 
V 1 p | T ref 
\IDSS I ^ 
IT ref 
From previous derivations 
v 1 
p | T ref 
V 
P 





2 x 10" 3 
v 1 
p | T ref 
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IDSS . . 
= 1 - KT IDSSL . 
'T ref 
Let 
2 x 10"3 
A = — > 
p|T ref 
gfs t s - = (1 - AT)(1 - kT) 
9fslr r 'T ref 
= 1 - (A + k)x + Akx2 
= 1 - (A + k - Akxh 
-3 -3 
Now k normally equals about 5 x 10 , A ~ 10 , and T maximum equals 
25°C so that above is approximately 
9fs tS - * 1 - "(A + k)x 
9 H T f 
'T ref 
which verifies our original assumption in the first derivation that 
« f « • • • • 
= 1 - CT 9^I T f 
•T ref 
Hence 
c ~ k + A 
* (16) 
, , 2 x 10"° c = k +-y 
P 
If the value of c given in equation 16 is now substituted into equa-
tion 9 the result is 
k - k - 2 x 10 
- 3 v 2 
Ir. = ^ S S 4 1 




Equation 17 reduces t o 
X D = IDSS -4 k'V + 4 
^ P 
k« = 10°k 
which is precisely equation 15, the alternate equation giving the quies 
cent I_ for minimum drift. 
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CHAPTER III 
INSTRUMENTATION AND PROCEDURE 
In order to evaluate the effect of temperature variation on FET 
performance, some type of regulated temperature oven was required. Due 
to the symmetry of the device parameter change about room temperature, 
it was decided to experimentally analyze the drift properties of FET's only 
in the region from room temperature to 50 degrees centigrade. For this 
purpose, the following temperature oven was constructed 







Figure 9. Temperature Oven 
The actual oven is a 13" x 10.5" x 3o5" plastic box with 40 two 
watt 6800 ohm resistive heaters mounted around the sides and connected 
in parallel electrically. An eight conductor cable with a Cinch-Jones 
connector was attached to the bottom of the box. These cables were data 
transmission and power lines for the components in the box. The electronic 
23 
temperature control is shown in Figure 10 
_ \ 
120 VAC 
Dx = 4JA45C 
D2 = 4JA44C 
Figure 10. Electronic Temperature Control. 
For any setting of the one megohm potentiometer there is an equi-
librium temperature for the oven at which the thermistor value and pot 
value of resistance make the SCR conduct for the proper portion of each 
cycle such that this temperature is maintained fixed. 
The experimental setup for measuring drain current versus temper-
ature for various gate, source voltages and fixed drain-source voltage is 
shown in Figure II „ Drain-source and gate-source voltages are derived 
from Hewlett-Packard Model 721A regulated power supplies„ The gate-source 
voltage is varied from zero to three volts in ten equal increments by the 
precision voltage divider., Since the gate-source leakage current Ic~s 
is approximately one nano-ampere for the bias conditions shown, switching 
the gate to various positions on the voltage divider does not load the 
24 
D i g i t a l 
IVoltmeter 













Figure 11. In Versus Vrq and Temperature Measurement Setup. 
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divider enough to cause any measurable change from the unloaded values,, 
The digital voltmeter can be switched to read the voltage across the 
divider or to measure the voltage across a 100 or 1000 ohm resistor in 
the drain current circuit.. For higher current values the voltage across 
the 100 ohm resistor is used to measure drain currento At lower levels 
this resistance is increased to 1000 ohms to give more accuracy in the 
readings., 
Drain current was measured for various gate-source voltages at 
room temperature, which was 22°C, and at 50°C for a sample of 10 FET's. 
The statistical average of many runs for the 10 FET 's is included in the 
Append ix., 
Next, the most closely matched pairs were used in a differential 
stage and the equivalent input drift measured„ The experimental apparatus 
to measure equivalent input drift is shown in Figure 12o The 2N2905 
transistor acts as a current source to bias the FET's- Rotation of the 
potentiometer wiper varies the collector currento This transistor also 
acts as a high dynamic resistance to current changes and produce feedback 
to offset possible changes., If the FET"s were perfectly matched, there 
would be no change with temperature of the differential output., The 
equivalent input drift is, therefore, strictly a function of the difference 
in the drift parameters of the FET 's, 
The load resistances can be varied by the potentiometer connec-
tion shown to give zero offset at the reference temperature,. The temper-
ature is changed AT degrees and the millivac suppressed carrier DC 
voltmeter measures the DM voltage change,, This change, divided by the DM 






















Figure 12. Equivalent Input Drift Measurement, 
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by AT, gives the equivalent input voltage drift per degree centigrade, 
The equivalent input current drift per degree centigrade was not 
evaluated for the following reasons* The equivalent input current drift 
is due to the unbalance in the Irq 's, the gate-source leakage currents, 
and the difference in their changes with temperature. This drift is 
minimized simply by picking units which have equal IGSS at a temperature, 
much greater than the desired temperature of operation* These units should 
then have essentially equal values of Î cc a* the temperature of operation 
and should track well as the temperature changes,, 
The circuit that was used to measure common mode rejection is shown 
in Figure 13o Input Circuit A is connected as shown. This provides a 
completely common mode input to the amplifier» The power supply voltage 
V. is increased until the DM output can be measured with sufficient accu-
racy. These values are recorded and input circuit B is connected as 
shown. This provides a completely DM input to the amplifier. The measured 
-3 
DM output divided by 2V2 x 10 gives the DM gain. To calculate common 
mode rejection, the value of DM output, measured with input circuit A 
connected, is divided by the DM gain to give the DM input that would 
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DISCUSSION OF RESULTS 
The d r i f t cons t an t s k and c , V , and 1 ^ ^ for 10 FET's a re 
' p DSS 
tabulated in Table 1. The table also includes the predicted values of 
quiescent drain current for minimum change with temperature calculated by 
Equations 9 and 15 along with the experimentally measured values of quies 
cent drain current that gave minimum drift. It is seen that, for FET's 
with V less than about two volts, the agreement between the predicted 
and measured values of drain current for minimum drift is quite good, 
For those units with V. greater than two volts the equations predict a 
value which is somewhat larger than the actual value, which tends toward 
zero drain current. It is also to be noted that Equation 9 seems to give 
a better estimate than Equation 15. 
There are several reasons why the predicted value of minimum 
drift drain currents lies above the actual value as V increases. As 
P 
V increases, it is seen from the last part of chapter two that k and 
c are converging to a common value since 
9 x 10 
P 
Equation 9 gives the value of quiescent drain current for minimum drift 
as: 
1 = 1 , ' 4 ( k " ~ ) 




Table 1. Predicted and Experimental Values of Quiescent Drain 
Current for Minimum Change with Temperature 
Inc;c, V Predicted Predicted Experi- q ~ 
Sample JlZZ „ P In - 22°C I - 22° C mental k x 10"
J c x 10"J r 22GC Volts D T ^ r t„ 
2N2386-1 7.3 6.4 
2N&386-2 1.62 2.3 
2N2386-3 1.37 2,75 
2N2386-4 0.95 1.37 
2N2386-5 3.31 3.1 
2N2386-6 .92 1.65 
2N2386-7 .79 1.63 
2N2386-A 1.34 1.75 
2N2386-B 1.97 1.87 
2N2386-C 2.08 2.02 
ID - 22°C 
ma ma ma 
.174 .11 .002 4,54 4,18 
.058 .086 .001 4.19 4.68 
.0137 .076 .00 4.68 4.465 
.149 .168 .11 3.75 4.97 
.067 ollO .01 5.77 6.25 
.0032 • 15 .004 3.5 3.61 
o05 .126 .025 3.58 3.22 
.18 .28 .135 3.75 4.575 
.264 d76 .2 5.04 6.5 
.12 .196 .14 4.48 5.18 
For large V where k ~ c it is seen that a small error in the measure-
ment of k or c has little effect on the denominator of the term in 
parenthesis but can cause a large error in the numerator which is compounded 
when the expression is squared. The fact that equation 9 is more accurate 
than equation 15 for large V devices justifies the above reasoning. 
In Chapter II c was derived from the temperature dependence of I D q s and 
V to be equal to 
P 
^H^-^f^) 
A P P ,/ 
which is approximately 
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k +• 2 x 10'
3 
p 
As V increases and the values of k and c converge, however, 
neglecting the thitd term can introduce considerable error. In calcu-
lating c from equation 9, a straight line was drawn from g^ at 
22°C to g' at 50°C and slope of this line was taken to be c. This 
is equivalent to calculating c as 
, 2 x 10"3 k2 x 10"3 
V V 
P P 
and letting T = 28°C. This yields a smaller value of c than letting 
. \ 2 x lCf 3 
c = k + 
V 
P 
which reduces equation 9 to equation 15» With c smaller, k - e is 
smaller which becomes significant as k and c converge and, there-
fore, equation 9 predicts a lower value of quiescent drain current than 
equation 15. 
It is seen from equations 9 and 15 that as V increases, the 
value of ID for minimum drift is decreasing approximately as (l/V ) . 
Thus, the value of ID yielding minimum drift for the units with larger 
V is a much smaller percentage of IDSS than the lower V units0 
Temperature sensitive leakage currents were neglected in the basic equations 
given for the FETo With large V units where I ' for minimum drift is 
getting quite small, these leakage currents can cause appreciable error 
at these low levels0 
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In general, it may be said that these formulas give reasonable 
accuracy in predicting the value of drain current for minimum drift with 
the predicted value diverging above the actual value as V increases 
above approximately two volts. 
In Table 2 the equivalent input voltage drift for a differential 
stage using those units which were the most closely matched is tabulated^ 
Drifts in the range of ldo-p volts/°C were achieved which is quite good 
considering the quality of the matching„ It is noted that the equivalent 
input drift does not necessarily increase as I-. increases above the level 
of the minimum drift values,, This is reasonable since gf increases 
as IQ increases., Although the change in ID with temperature increases 
as quiescent !_ increases above the minimum drift value, the equivalent 
input drift does not necessarily change because the equivalent input 
drift is Al^g and gf increases with In. It is to be noted that 
the equivalent input drift increases as both drain currents move below 
their minimum drift values because the change in IQ with temperature is 
increasing while g^ is decreasing» 
In Chapter I the common mode rejection factor for a differential 
stage using FET's at low values of In was shown to approach infinity as 
r and R approach infinity. For large, but finite, r and R the 
rejection factor should be large for such a stage,, This was verified 
experimentally and the results are tabulated in Table 3. Common mode 
4 
rejection factor values approaching 10 were achieved which is quite good 
for this simple configuration and the degree of matching0 The rejection 
factor in general increased as I-. decreased which is in agreement with 
the theory since r varies inversely with Ino 
Table 2o Equivalent Input Drift for FET Differential Stage 
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Table'3o Common Mode Rejection Factor for Differential Stage 
Using ¥ET 's - 2N2497 Specimens B and C 
Specimens B and C - 2N2497 
JD CM Rejection 
Factor 
ma 
.3 2.15 x 103 
»2 5»0 x 103 
ol 2,5 x 103 
o05 7ol5 x 103 
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CHAPTER V 
CONCLUSIONS AND RECOMMENDATIONS 
Two of the advantages, listed in Chapter I, of using the FET in 
a differential stage were its low noise properties and high input impe-
dance capabilities. It has also been shown theoretically and verified 
experimentally in this report that the FET also has the following two 
advantages: 
1. The FET differential stage is capable of high common mode 
rejection. 
2« There is a value of quiescent drain current, which can be 
predicted reasonably well, at which the change of In with temperature 
is a minimum. Therefore, the equivalent input drift of a FET differen-
tial stage can be minimized, not only by matching the two FET's but also 
by proper selection of the operating point. 
In order to maximize performance in a FET differential stage, it is 
recommended that one use well matched FET's with V between two and 
P 
three volts. There are several reasons for recommending the higher V 
units. For the higher V units the predicted value of I_. for minimum 
change with temperature is a much smaller percentage of Incc
 anc* lies 
above the actual value giving minimum drift. Since In is small, r 
can be quite large since r varies inversely with I ,. Increasing r 
improves the common mode rejection ratio. 
The maximum possible gain varies inversely with A/XT•• The maximum 
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possible gain occurs when RT approaches infinity and thus is gf r „ 
L, T 5 p 
From equations 1, 2, and 3, it is seen that gf decreases as the square 
root of IpVD-- whereas, as stated above, r increases inversely with 
P S£> p 
Ijy/l o Therefore, the maximum possible gain increases inversely as the 
square root of I-Vl _. To illustrate the above, assume IQ = 0.1 L s s 
for a particular FET. Then r = 10 r• where r' is the value of r y P P P P 
for Vi,- equal to zero, whereas gf equals tJTTgi or 0.316 gi . 
The maximum possible gain, therefore, is gf r which equals 
(.316 g' )(10 r') or 3.16 times maximum possible gain at I~ = I~e.~. f s p r D DSS 
Since the predicted value of I-. for minimum drift seems to be 
always above the actual value for the larger V units, operation at the 
predicted value ensures that both FET's will be above their actual values 
for minimum drift. Therefore, both will be attempting to change in the 
same direction and the large common source impedance will produce feedback 
to offset the attempted changes. It has also been shown that the equiva-
lent input drift does not necessarily increase as ID increases above the 
minimum drift value due; to the increase in gf . If the operating point 
is chosen such that one FET is slightly above its minimum drift value and 
the other slightly below, then the changes with temperature are in oppo-
site directions or differential and the large common source impedance is 
ineffective in producing feedback. 
Thus, with the larger V units one can operate at small values of 
drain current and still be above the minimum drift values which improves 
gain, common mode rejection, and equivalent input drift. 
It is also recommended that equation 15 be used instead of equation 
37 
9 to predict In for minimum drift. For lower V units, they predict 
about the same values of I , whereas for the larger values of V they 
both predict above the actual value of ID for minimum drift, which is 
advantageous as discussed above. Equation 15 requires the measurement of 
only one drift parameter k which is quite easy to measure, whereas, 
equation 9 requires more complex measurements. To refrain from making 
temperature measurements, one can use an average value of k in equation 
15 and would only have to know V to predict the value of ID/l qc. for 
minimum drift. This should result in a loss of accuracy, but would 
require minimum time and measurements. 
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APPENDIX 
Note: Statistical average of experimental data for a sample of 10 FET's 
Table 4. Average Data for 2N2386 - Specimen 1 
ma ma GS 
T = 22°C T = 50°C volts 
7.37 6.42 0 
6.66 5.827 . 3 
6.02 5.525 . 6 
5,42 4.727 . 9 
4.85 4„22 1.2 
4.29 3.73 1.5 
3.77 3.267 1.8 
3.26 2.82 2 . 1 
2.79 2,407 2 . 4 
2,35 2,02 2 . 7 
1.95 1.68 3 . 0 
1.24 1.067 3 . 6 
. 6 8 . 5 8 4 . 2 
. 3 1 . . 2 7 4 . 8 
. 1 4 , 1 2 5 . 4 
,0685 .059 6 . 0 
.019 .00174 7 . 0 
.002 .002 8 . 0 
Table 5. Average Data for 2N2386 - Specimen 2 
X D 
ma 
T = 22°C 
1.62 1.43 0 
1.18 1.05 .3 
.82 ..73 .6 
.53 .477 .9 
.31 .288 1.2 
.18 .16 1.5 
.121 .112 1.8 
.102 .09 2.1 
.09 .076 2.4 
.076 .063 2. .7 
.063 .0525 3.0 
.043 .037 3.6 
.0274 .023 4.2 
.0165 .0134 4.8 
.0084 .006 5.4 
.003 .002 6.0 
"D 
ma 
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Table 10» Average Data for 2N2386 - Specimen 7 
ma ma Vrc, 
T = 22°C T = 50°C v o l t s 
,79 o71 0 
,50 .45 . 3 
,29 .267 .6 
,16 .14 o9 
,07 O065 1.2 
,0253 o0253 1.5 
,0071 .0071 1.8 
,0016 0OOI8 2ol 
Table 11. Average Data for 2N2497 • - Specimen A 
V V 
ma ma v 
GS T = 22°C T = 50°C volts 
1.34 1.20 0 
o92 .83 .3 
0 575 .53 .6 
.317 .297 .9 
.135 ol35 lo2 
.0384 .04 lo5 
.0136 o0126 1.8. 
.0095 o0084 201 
.0068 .0063 2e4 
o005 .0042 2e7 
.0031 .0031 3.0 
Table 12. Average Data for 2N2497 - Specimen B 
ma ma Vr<, 
T = 22°C T = 50°C volts 
1.97 1.69 0 
1.35 lo21 .3 
•o 897 o 81 o 6 
.53 o49 o9 
o26 .25 1.2 
o08 .084 1.5 
.0084 .0105 1,8 
oOOl .0016 2.1 
Table 13. Average Data for 2N2497 - Specimen- C 
ma ma V,,,, 
bo 
T = 22°C T = 50°C volts 
2,08 1.82 0 
1.47 1.33 ,3 
l.oOl .92 06 
o63 o58 »9 
o O^" o O ^ X o •&• 
.14 .14 1.5 
o036 c039 1.8 
.0095 .01 2.1 
.0032 O0037 2o4 
.001 .0018 2.7 
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